

Mux Parity  $\rightarrow$  Combinational

FSM (tb)

timing errors

Sequential

always ~~at~~ delay CLK = ~ CLK  
 $\frac{1}{2}$  cycle

RST  $\rightarrow$  initial begin

Same of Combinational

negative timing

+  
CLK = 0  
RST = 0

state  $\rightarrow$  state  
cycle  $\rightarrow$  cycle

RST = 1  $\rightarrow$  to start

$\rightarrow$  Corner edge

v. input at Busy reading ser / rst

$\rightarrow$  Sequence States

$\rightarrow$  negative

sth should n't be read or happen

Serialize (tb)

~~Sequential~~

timing errors

$\rightarrow$  negative

$\rightarrow$  edge

RST

$\rightarrow$  Normal

đọc số ở vào vào  
đọc lại

$\rightarrow$

~~đọc~~



Shift registers → 4 vs → 4 vs + Counter

V-Input →

Serial → Bits 16 use also self-pull

(Busy wire) warning

bits = 8

cycles 45  
1 bit

$$8 \times 10 = 80 \rightarrow \text{Counter}$$

Block Box  
Top (rt) →

initiate other modules with

normal module) initiate

interand

edge (ps+) Busy → ps

$$V-Input = 1$$

even/odd parity

Timing